XE1205
Name
Bits
Address RW
Description
Freq_lo(15:8)
Freq_lo(7:0)
(7)
7-0
7-0
3
4
r/w
r/w
LO frequency in 2’s complement:
00…0 -> Flo = middle of the range (6)
0X…X-> Flo = higher than the middle of the range
1X…X-> Flo = lower than the middle of the range
Example: 00…001 -> Flo = middle of the range + FSTEP
Table 17: MCParam configuration register
(6) When frequency band is set to 863-870MHz, 869MHz should be considered as the middle of the range.
(7) When frequency band is set to 433-435MHz, MSB is bit 14 and bit 15 is not used.
7.2.3
IRQParam configuration register (IRQ parameters)
The detailed description of the IRQParam register is given in Table 18.
Name
Rx_irq_0(1:0)
Bits
7-6
Address
5
RW
r/w
Description
Select IRQ_0 source in Rx mode:
If Buffered_mode = 0
00 -> IRQ_0 mapped to Pattern signal
01 -> IRQ_0 mapped to RSSI_irq signal
10 -> IRQ_0 mapped to Pattern signal
11 -> IRQ_0 mapped to Pattern signal
if Buffered_mode = 1
00 -> IRQ_0 set to ‘0’
01 -> IRQ_0 mapped to Write_byte signal
10 -> IRQ_0 mapped to /fifoempty signal
11 -> IRQ_0 mapped to Pattern signal
Rx_irq_1(1:0)
5-4
5
r/w
Select IRQ_1 source in Rx mode
If Buffered_mode = 0
00 -> IRQ_1 mapped to DCLK signal
01 -> IRQ_1 mapped to DCLK signal
10 -> IRQ_1 mapped to DCLK signal
11 -> IRQ_1 mapped to DCLK signal
if Buffered_mode = 1
00 -> IRQ_1 set to ‘0’
01 -> IRQ_1 mapped to Fifofull signal
10 -> IRQ_1 mapped to RSSI_irq signal
11 -> IRQ_1 mapped to RSSI_irq signal
Tx_irq_1
3
5
r/w
Select IRQ_1 source in Tx mode
If Buffered_mode = 0
0 or 1 -> IRQ_1 is mapped to DCLK
0 or 1 -> IRQ_0 is set to low
if Buffered_mode = 1
0 -> IRQ_1 is mapped to Fifofull signal
1 -> IRQ_1 is mapped to TX_stopped signal
(IRQ_0 is mapped to /Fifoempty in Buffered mode)
Fifofull
/fifoempty
Fifooverrun
Start_fill
2
1
0
7
5
5
5
6
r
r
r/w/c
r/w
FIFO full (IRQ source)
FIFO empty (IRQ source)
FIFO overrun error : Write ‘1’ clear FIFO after Overrun occurred
FIFO filling selection mode
0 -> The FIFO is filled if a pattern is detected
1 -> The FIFO is filled as long as Start_detect is high
Start_detect
6
6
r/w/c
Start of FIFO filling
If start_fill = ‘0’ goes high when a start sequence is detected
writing a ‘1’ clears the bit and wait for a new start sequence
If start_fill = ‘1’, 1 -> start to fill the FIFO, 0 -> stop to fill the FIFO.
? Semtech 2008
30
www.semtech.com
相关PDF资料
XE1283I076TRLF IC TXRX UHF LOW POWER 72-LFBGA
XE135B LAMP GAS T3.25 XENON 13.5V .375A
XE193 LAMP GAS T-3.25 XENON 14V .33A
XE2405 LAMP GAS FILLED BI-PIN 24V 5W
XE2410 LAMP GAS FILLED BI-PIN 24V 10W
XEB09-BIS MODEM ETHERNT BRDGE MPT OUTDOOR
XK-Z11-S ZIGBEE MODULE DEVELOPMENT KIT
XOB17-12X1-TR SENSOR MONOCRYSTALLINE MODULE
相关代理商/技术参数
XE1205SKC915XE1 功能描述:KIT STARTER FOR XE1205 915MHZ RoHS:否 类别:RF/IF 和 RFID >> RF 评估和开发套件,板 系列:TrueRF™ 标准包装:1 系列:- 类型:GPS 接收器 频率:1575MHz 适用于相关产品:- 已供物品:模块 其它名称:SER3796
XE1209 制造商:SEMTECH 制造商全称:Semtech Corporation 功能描述:Ultra Low Power CMOS Transceiver
XE1209C012TRLF 制造商:Semtech Corporation 功能描述:
XE1209C061TRLF 制造商:Semtech Corporation 功能描述:
XE1212 制造商:未知厂家 制造商全称:未知厂家 功能描述:MODEM
XE1212BL5 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC
XE1212E 制造商:未知厂家 制造商全称:未知厂家 功能描述:MODEM
XE1212L 制造商:未知厂家 制造商全称:未知厂家 功能描述:MODEM